Speeding-up Mathematical Morphology Computations with Special-Purpose Array Processors
نویسنده
چکیده
The rst part of this paper will analyze the computational complexity of the implementation of Mathematical Morphology operations on three diierent ar-chitectures: general-purpose serial systems, pipeline systems, and cellular systems. For each considered architecture , a diierent computing technique is devised, exploiting the speciic system characteristics, and obviously reaching diierent throughputs. The second part will present an eecient algorithm for the computation of morphological operations (based on generic non-convex structuring elements) on cellular architec-tures, taking as an example the PAPRICA system. Finally some considerations on the optimization of the instruction set will conclude the paper.
منابع مشابه
Speeding up the Stress Analysis of Hollow Circular FGM Cylinders by Parallel Finite Element Method
In this article, a parallel computer program is implemented, based on Finite Element Method, to speed up the analysis of hollow circular cylinders, made from Functionally Graded Materials (FGMs). FGMs are inhomogeneous materials, which their composition gradually varies over volume. In parallel processing, an algorithm is first divided to independent tasks, which may use individual or shared da...
متن کاملOptimierte Implementierung neuronaler Strukturen in Hardware
In many applications in the field of pattern recognition it is often difficult or nearly impossible to describe the system behavior in an exact mathematical style. Therefore, neural networks seem to be well suited showing significant advantages compared to traditional algorithms. The inherent parallelism of neural networks can’t be used if they are applied to standard sequential processors. Thi...
متن کاملHigh-Performance Linear Algebra Processor using FPGA
With recent advances in FPGA (Field Programmable Gate Array) technology it is now feasible to use these devices to build special purpose processors for floating point intensive applications that arise in scientific computing. FPGA provides programmable hardware that can be used to design custom hardware without the high-cost of traditional hardware design. In this talk we discuss two multi-proc...
متن کاملArray Index Allocation under Register Constraints in DSP Programs
Code optimization for digital signal processors (DSPs) has been identi ed as an important new topic in system-level design of embedded systems. Both DSP processors and algorithms show special characteristics usually not found in general-purpose computing. Since real-time constraints imposed on DSP algorithms demand for very high quality machine code, high-level language compilers for DSPs shoul...
متن کاملOn Computing Power
We analyze in details some implementations of a challenging, yet simple application: CERN’s calorimeter. We try both general purpose computer architectures (single and multi processors, Simd and Mimd), and special purpose electronics (full-custom, gate-array, FPGA) on the problem. All measures are expressed in a single common unit for computing power: the Gbops1. It applies to all forms of digi...
متن کامل